CMOS Low Power Analysis kitap kapağı
Kitap başlığı:

CMOS Low Power Analysis

Scaling effect & Power Delay Analysis

LAP LAMBERT Academic Publishing (2011-06-01 )

Books loader

Omni badge kupun için uygun
ISBN-13:

978-3-8443-8277-8

ISBN-10:
3844382771
EAN:
9783844382778
Kitabın dili:
İngilizce
Özet:
In this thesis leakage reduction techniques like stack forcing, multiple threshold CMOS, variable threshold CMOS are explored, that mitigate leakage in circuits, operating in the active mode at various temperatures. Also, implications of technology scaling on the choice of techniques to mitigate total leakage are closely examined. The result is guidelines for designing low-leakage circuits in nanometer technology nodes. Logic gates in the 180nm, 130nm, 100nm and 70nm technology nodes are simulated and analyzed. Here delay analysis of various logic circuits are also examined.
Yayınevi:
LAP LAMBERT Academic Publishing
Websitesi:
https://www.lap-publishing.com/
Yazar:
Vijay Sharma
Sayfa sayısı:
100
Yayın tarihi:
2011-06-01
Hisse:
Mevcut
Kategori:
Makine mühendisliği, üretim teknolojisi
Fiyat:
57.82 $
Anahtar kelimeler:
Low Power VLSI, delay, CMOS, Technology Scaling

Books loader

Bültenler

Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay Paypal CryptoWallet Banka Havalesi

  Alışveriş sepetinde 0 ürün var
Sepeti yenile
Loading frontend
LOADING