Обложка Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics
Название книги:

Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics

A Modular Approach

LAP LAMBERT Academic Publishing (2012-07-07 )

Books loader

Omni badge имеющий право на ваучер
ISBN-13:

978-3-659-17119-2

ISBN-10:
3659171190
EAN:
9783659171192
Язык Книги:
Английский
Краткое описание:
Low power, high speed binary multiplier is an essential component of digital computers. Many architectures of multiplier based on Booth multiplication and array multiplication algorithms have been implemented. The array multiplier using Wallace tree structure is reported to be fastest and requiring minimum hardware. The speed of a binary multiplier is dominantly determined by the speed of adders used in the multiplier. This work describes a new 20-transistor low power high speed hybrid CMOS full adder and a new carry skip adder suitable for use in multipliers. A new modular design method for design of n x n multipliers using Vedic algorithm for multiplication has been proposed. The proposed design method uses more number of gates than array multiplier using Wallace tree but offers the advantages of simple and systematic interconnection scheme and maximum design reuse.
Издательский Дом:
LAP LAMBERT Academic Publishing
Веб-сайт:
https://www.lap-publishing.com/
By (author) :
Amit Gupta
Количество страниц:
156
Опубликовано:
2012-07-07
Акции:
В наличии
Категория:
Электроника, электротехника, коммуникационные технологии
Цена:
59.00 €
Ключевые слова:
Vedic Mathematics, Fast Binary Multiplier, Low Power High Speed Full Adder, Carry Skip Adder

Books loader

Рассылка

Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay Paypal Банковский перевод

  0 продуктов в корзине
Редактировать корзину
Loading frontend
LOADING