Capa do livro de CMOS Low Power Analysis
Título do livro:

CMOS Low Power Analysis

Scaling effect & Power Delay Analysis

LAP LAMBERT Academic Publishing (2011-06-01 )

Books loader

Omni badge Apto para vale
ISBN- 1 3:

978-3-8443-8277-8

ISBN- 1 0:
3844382771
EAN:
9783844382778
Idioma do livro:
Inglês
Anotações e citações/ texto breve:
In this thesis leakage reduction techniques like stack forcing, multiple threshold CMOS, variable threshold CMOS are explored, that mitigate leakage in circuits, operating in the active mode at various temperatures. Also, implications of technology scaling on the choice of techniques to mitigate total leakage are closely examined. The result is guidelines for designing low-leakage circuits in nanometer technology nodes. Logic gates in the 180nm, 130nm, 100nm and 70nm technology nodes are simulated and analyzed. Here delay analysis of various logic circuits are also examined.
Editora:
LAP LAMBERT Academic Publishing
Website:
https://www.lap-publishing.com/
Por (autor):
Vijay Sharma
Número de páginas:
100
Publicado em:
2011-06-01
Stock:
Disponível
Categoria:
Engenharia mecânica, tecnologia de fabricação
Preço:
49 €
Palavras chave:
Low Power VLSI, delay, CMOS, Technology Scaling

Books loader

Boletim informativo

Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay PayPal CryptoWallet Transferência Bancária

  0 produtos no carrinho
Editar carrinho
Loading frontend
LOADING