Bookcover of Logic Optimization
Booktitle:

Logic Optimization

Logic synthesis, Logic gate, Electronic design automation, Netlist, Circuit minimization

Duc (2012-01-11 )

Books loader

Omni badge eligible for voucher
ISBN-13:

978-620-0-30401-8

ISBN-10:
6200304017
EAN:
9786200304018
Book language:
English
Blurb/Shorttext:
Please note that the content of this book primarily consists of articles available from Wikipedia or other free sources online. Logic optimization, a part of logic synthesis, is the process of finding an equivalent representation of the specified logic circuit under one or more specified constraints. Generally the circuit is constrained to minimum chip area meeting a prespecified delay. With the advent of logic synthesis, one of the biggest challenges faced by the EDA industry was to find the best netlist representation of the given design description. While two-level logic optimization had long existed in the form of the Quine–McCluskey algorithm, later followed by the Espresso heuristic logic minimizer, the rapidly improving chip densities, and the wide adoption of HDLs for circuit description, formalized the logic optimization domain as it exists today.
Publishing house:
Duc
Website:
http://www.alphascript-publishing.com
Edited by:
Jordan Naoum
Number of pages:
60
Published on:
2012-01-11
Stock:
Available
Category:
Electronics, electro-technology, communications technology
Price:
29.00 €
Keywords:
Automation, Optimization, design, GATE, electronic, Synthesis, Logic

Books loader

Newsletter

Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay Paypal CryptoWallet Wire Transfer

  0 products in the shopping cart
Edit cart
Loading frontend
LOADING