Design and Implementation
Of Very High Speed Unique Multiplier Unit for Signed and Unsigned Numbers
978-3-659-97854-8
365997854X
176
2019-03-25
71.90 €
eng
https://images.our-assets.com/cover/230x230/9783659978548.jpg
https://images.our-assets.com/fullcover/230x230/9783659978548.jpg
https://images.our-assets.com/cover/2000x/9783659978548.jpg
https://images.our-assets.com/fullcover/2000x/9783659978548.jpg
Explosive growth in the Very Large Scale Integrated (VLSI) industry using submicron Complementary Metal Oxide Semiconductor (CMOS) process technology, it is possible to place entire system-on- chip (SOC). As the VLSI technology is growing the computational speed of the system is also increasing, with a need of lower power dissipation. Among several computational units, multiplication operation is the basic need for many applications. High speed Digital Signal Processor (DSP) applications such as image processing, 2-D, 3-D graphics, video compression, decompression, communication systems, high speed embedded systems, supercomputers and vector processors requires high speed multipliers.
https://www.morebooks.de/books/gb/published_by/lap-lambert-academic-publishing/47/products
Other
https://www.morebooks.de/store/gb/book/design-and-implementation/isbn/978-3-659-97854-8