Bookcover of CMOS Low Power Analysis
Booktitle:

CMOS Low Power Analysis

Scaling effect & Power Delay Analysis

LAP LAMBERT Academic Publishing (2011-06-01 )

Books loader

Omni badge eligible for voucher
ISBN-13:

978-3-8443-8277-8

ISBN-10:
3844382771
EAN:
9783844382778
Book language:
English
Blurb/Shorttext:
In this thesis leakage reduction techniques like stack forcing, multiple threshold CMOS, variable threshold CMOS are explored, that mitigate leakage in circuits, operating in the active mode at various temperatures. Also, implications of technology scaling on the choice of techniques to mitigate total leakage are closely examined. The result is guidelines for designing low-leakage circuits in nanometer technology nodes. Logic gates in the 180nm, 130nm, 100nm and 70nm technology nodes are simulated and analyzed. Here delay analysis of various logic circuits are also examined.
Publishing house:
LAP LAMBERT Academic Publishing
Website:
https://www.lap-publishing.com/
By (author) :
Vijay Sharma
Number of pages:
100
Published on:
2011-06-01
Stock:
Available
Category:
Mechanical engineering, manufacturing technology
Price:
49.00 €
Keywords:
Low Power VLSI, delay, CMOS, Technology Scaling

Books loader

Newsletter

Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay Paypal Wire Transfer

  0 products in the shopping cart
Edit cart
Loading frontend
LOADING