Couverture de CMOS Low Power Analysis
Titre du livre:

CMOS Low Power Analysis

Scaling effect & Power Delay Analysis

LAP LAMBERT Academic Publishing (01-06-2011 )

Books loader

Omni badge éligible au bon d'achat
ISBN-13:

978-3-8443-8277-8

ISBN-10:
3844382771
EAN:
9783844382778
Langue du livre:
Anglais
texte du rabat:
In this thesis leakage reduction techniques like stack forcing, multiple threshold CMOS, variable threshold CMOS are explored, that mitigate leakage in circuits, operating in the active mode at various temperatures. Also, implications of technology scaling on the choice of techniques to mitigate total leakage are closely examined. The result is guidelines for designing low-leakage circuits in nanometer technology nodes. Logic gates in the 180nm, 130nm, 100nm and 70nm technology nodes are simulated and analyzed. Here delay analysis of various logic circuits are also examined.
Maison d'édition:
LAP LAMBERT Academic Publishing
Site Web:
https://www.lap-publishing.com/
de (auteur) :
Vijay Sharma
Numéro de pages:
100
Publié le:
01-06-2011
Stock:
Disponible
Catégorie:
Génie mécanique, Technologie de fabrication
Prix:
76.44 $
Mots-clés:
Low Power VLSI, delay, CMOS, Technology Scaling

Books loader

Lettre d'information

Adyen::cup Adyen::unionpay Paypal Virement bancaire

  0 produits dans le panier
Modifier le contenu du panier
Loading frontend
LOADING