A Bit-Serial Implementation of the AES Encryption Algorithm
Implementation and Space Optimization of the Advanced Encryption Standard for a Bit-Serial Fully Pipelined Architecture
978-3-639-32713-7
3639327136
120
2011-01-20
49.00 €
eng
https://images.our-assets.com/cover/230x230/9783639327137.jpg
https://images.our-assets.com/fullcover/230x230/9783639327137.jpg
https://images.our-assets.com/cover/2000x/9783639327137.jpg
https://images.our-assets.com/fullcover/2000x/9783639327137.jpg
In this work we describe how to implement the Advanced Encryption Standard (AES) for a bit-serial fully pipelined architecture. This is possible through a requirements analysis and extension of the architecture. For the AES design, we rely on a high level synthesis tool to automatically generate the AES algorithm's elements. In addition to the implementation of the AES cipher, we describe a low- level space optimization approach to reduce the hardware utilization of our AES design. This involves a register transfer level analysis of the architecture's operators. The resulting correctly operating AES implementation was shrunk by about 25% through our optimization.
https://www.morebooks.de/books/fr/published_by/vdm-verlag-dr-mueller/3/products
Matériel
https://www.morebooks.de/store/fr/book/a-bit-serial-implementation-of-the-aes-encryption-algorithm/isbn/978-3-639-32713-7