Buchcover von Approaches for Hardware Fault Mitigation in Multicore Processors
Buchtitel:

Approaches for Hardware Fault Mitigation in Multicore Processors

Resilient systems with unreliable devices

LAP LAMBERT Academic Publishing (21.11.2011 )

Books loader

Omni badge gutscheinfähig
ISBN-13:

978-3-8465-5463-0

ISBN-10:
3846554634
EAN:
9783846554630
Buchsprache:
Englisch
Klappentext:
This thesis addresses one of the fundamental challenges emerging in microprocessor design, namely hardware reliability and resilience. Since inception in the 70's, microprocessors have primarily benefited from technological advancements in semiconductors fabrication allowing for an exponential increase in computing capability of chips by shrinking transistors sizes. Unfortunately, forecasts indicate that further shrinking in size will be accompanied by variability in transistor performance and reliability. This thesis proposes novel designs and enhancements to provide hardware reliability for parallel workloads. In particular, it is provided noteworthy improvements in Redundant Multi Threading (RMT) fault-tolerant approaches, as well as novel Expected Miss Ratio (EMR) model to determine the impact of hard faults on cache memories.
Verlag:
LAP LAMBERT Academic Publishing
Webseite:
https://www.lap-publishing.com/
von (Autor):
Daniel Sánchez
Seitenanzahl:
192
Veröffentlicht am:
21.11.2011
Lagerbestand:
Lieferbar
Kategorie:
Elektronik, Elektrotechnik, Nachrichtentechnik
Preis:
68,00 €
Stichworte:
faul tolerance, RMT, EMR, SMT, Reliability, fault tolerance, EMRK, SMTP, reliability

Books loader

Newsletter

Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay Paypal Überweisung

  0 Produkte im Warenkorb
Warenkorb bearbeiten
Loading frontend
LOADING