Summer50 gb
Summer50 gb

9783659161803

Advanced AES Core

Mahesh Walunjkar, Ashish Jadhav, Mahesh Kumbhar
This Group Deal is closed
Price
54.90 €
49.41 €

Group Deal not yet accepted

1 more copies required

ISBN-13:

978-3-659-16180-3

ISBN-10:
3659161802
EAN:
9783659161803
Book language:
English
Blurb/Shorttext:
This book emphasized on FPGA design to develop AES CORE using verilog HDL. Mainly the work focus on 5 modules like, key generation, shift rows, mix columns, xoring module and top module- integration. All these modules are authorized in verilog HDL language. The key generation module generates required keys from the given key. The left circular shift operation is performed by shift rows. The mix columns perform the matrix multiplication with constant matrix. Xoring module specifies the xoring the text data with the key. The top module indicates the integration of all modules and it is treated as the AES Core. Prior to AES, Data Encryption Standard (DES) is a widely used method of data encryption using a private (secret) key that was so difficult to break. With the Triple DES implementation of DES, there are 5.1 * 10^33 or more possible encryption keys that can be used.
Publishing house:
LAP LAMBERT Academic Publishing
Website:
https://www.lap-publishing.com/
By (author) :
Mahesh Walunjkar, Ashish Jadhav, Mahesh Kumbhar
Number of pages:
116
Published on:
2014-03-14
Stock:
Available
Category:
Electronics, electro-technology, communications technology
Price:
54.90 €
Keywords:
FPGA, Verilog HDL, AES CORE, DES.

Newsletter

Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay Paypal Wire Transfer

  0 products in the shopping cart
Edit cart
Loading frontend
LOADING